A. Mukherjee and A. S. Dhar,"Design of a fault-tolerant conditional sum adder", in Progress in VLSI Design and Test16th, vol.7373, pp.217-222, Springer, lecture notes in computer science, Shibpur, India 2012, 10.1007/978-3-642-31494-0_25       Inproceedings

A. Mukherjee and A. S. Dhar,"Design of a self-reconfigurable adder for fault-tolerant VLSI architecture", in 2012 International Symposium on Electronic System Design (ISED), pp.92-96, IEEE, Kolkata, India, December 2012, 10.1109/ISED.2012.21       Inproceedings