

Impact of Fin Height and Fin Angle Variation on Performance Matrix of Hybrid FinFETs

K. P. Pradhan, P. K. Sahu, Priyanka, Department of Electrical Engineering, NIT Rourkela
Samar. K. Saha, Prospicient Devices, Milpitas, CA 95035 USA

In this paper, we systematically examined the impact of fin height (H_{Fin}) and fin angle (θ_{Fin}) on the ac performance parameters including total gate capacitance (C_{gg}), RC delay ($C_{\text{gg}}V_{\text{DD}}/I_{\text{on}}$), cutoff frequency (f_{T}), energy (E), total power (P_{Total}) and leakage power (P_{Leakage}) of hybrid FinFETs at the supply voltage, V_{DD} with on current I_{on} . The RC delay, energy, and total power consumption are the primary factors limiting the operating frequency of the high performance devices. Therefore, these electrical parameters are needed to be addressed in the architectural level of the fin based devices. In this study, a calibrated numerical device simulation tool is used to achieve the best device performances of 14-nm hybrid FinFETs. From the simulated current-voltage (I - V) and capacitance-voltage (C - V) characteristics of hybrid FinFETs, the parameters C_{gg} , $C_{\text{gg}}V_{\text{DD}}/I_{\text{on}}$, f_{T} , CV^2 , P_{Total} , and P_{Leakage} are extracted to analyze the effect of H_{Fin} and θ_{Fin} on the performance-matrices of these devices. Also, this work proposes an optimum structural configuration for 14-nm hybrid FinFET architecture for digital application perspective. **More in IEEE Transactions on Electron Devices (DOI: [10.1109/TEDE.2016.2631301](https://doi.org/10.1109/TEDE.2016.2631301))**



